cs132和FPGA间的MIPI适配问题
-
sc132通过mipi连接到黑金开发板的FPGA( Xilinx ZU2CG)上,PL端用MIPI CSI的IP核;
遇到的问题是:上电后,如果不向sc132发送reboot(0x0187)或是reset(0x0104),ip核(包括dphy和csi)内部的寄存器读数相对正常,不影响出图;
如果向sc132发送reboot或是reset,等待5秒后,dphy寄存器上报clocklane进入退出状态,反复复位dphy不起作用;请问如何解决 -
132模组启动大约需要8s。等待5s。理论上MIPI没起来。建议你在reboot摄像头或者reset摄像头之前,先处理好你的接收逻辑,比如退出一下。
另外 尝试先disable 模组的MIPI-CSI2输出,再reboot试试。
-
@veye_xumm disable模组的MIPI-CSI2输出,是指配置streammode=1?初始化的第一条命令就是配置0x0e=1,reboot等待10s、20s都没有变化;调用reboot前,我关闭CSI/DPHY;初始化后,依次开启DPHY/CSI,DPHY的寄存器仍然上报clocklane进入退出状态;我想知道,sc132复位后的MIPI的工作状态的变化过程;
-
@harryxiong
你好,不好意思没有说清楚怎样停止csi输出。
我们模组的0x03寄存器,写1则表示使能csi输出,写0则表示停止输出。
建议你的操作是,重启或者reset模组之前,将这个地址写为0。
模组重启完成后,会自动恢复的。
Hello! It looks like you're interested in this conversation, but you don't have an account yet.
Getting fed up of having to scroll through the same posts each visit? When you register for an account, you'll always come back to exactly where you were before, and choose to be notified of new replies (either via email, or push notification). You'll also be able to save bookmarks and upvote posts to show your appreciation to other community members.
With your input, this post could be even better 💗
Register Login